Update AInstEmitSimdShift.cs

This commit is contained in:
LDj3SNuD 2018-09-07 00:26:29 +02:00 committed by GitHub
commit 4127bcf011
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23

View file

@ -14,20 +14,24 @@ namespace ChocolArm64.Instruction
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp;
EmitVectorExtractZx(Context, Op.Rn, 0, Op.Size); EmitScalarUnaryOpZx(Context, () =>
{
Context.EmitLdc_I4(GetImmShl(Op));
Context.EmitLdc_I4(GetImmShl(Op)); Context.Emit(OpCodes.Shl);
});
Context.Emit(OpCodes.Shl);
EmitScalarSet(Context, Op.Rd, Op.Size);
} }
public static void Shl_V(AILEmitterCtx Context) public static void Shl_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp;
EmitVectorShImmBinaryZx(Context, () => Context.Emit(OpCodes.Shl), GetImmShl(Op)); EmitVectorUnaryOpZx(Context, () =>
{
Context.EmitLdc_I4(GetImmShl(Op));
Context.Emit(OpCodes.Shl);
});
} }
public static void Shll_V(AILEmitterCtx Context) public static void Shll_V(AILEmitterCtx Context)
@ -103,15 +107,26 @@ namespace ChocolArm64.Instruction
EmitVectorSaturatingNarrowOpSxSx(Context, Emit); EmitVectorSaturatingNarrowOpSxSx(Context, Emit);
} }
public static void Srshr_S(AILEmitterCtx Context)
{
EmitScalarShrImmOpSx(Context, ShrImmFlags.Round);
}
public static void Srshr_V(AILEmitterCtx Context) public static void Srshr_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitVectorShrImmOpSx(Context, ShrImmFlags.Round);
}
int Shift = GetImmShr(Op); public static void Srsra_S(AILEmitterCtx Context)
{
EmitScalarShrImmOpSx(Context,
ShrImmFlags.Round | ShrImmFlags.Accumulate);
}
long RoundConst = 1L << (Shift - 1); public static void Srsra_V(AILEmitterCtx Context)
{
EmitVectorRoundShImmBinarySx(Context, () => Context.Emit(OpCodes.Shr), Shift, RoundConst); EmitVectorShrImmOpSx(Context,
ShrImmFlags.Round | ShrImmFlags.Accumulate);
} }
public static void Sshl_V(AILEmitterCtx Context) public static void Sshl_V(AILEmitterCtx Context)
@ -128,35 +143,44 @@ namespace ChocolArm64.Instruction
public static void Sshr_S(AILEmitterCtx Context) public static void Sshr_S(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitShrImmOp(Context, ShrImmFlags.ScalarSx);
EmitVectorExtractSx(Context, Op.Rn, 0, Op.Size);
Context.EmitLdc_I4(GetImmShr(Op));
Context.Emit(OpCodes.Shr);
EmitScalarSet(Context, Op.Rd, Op.Size);
} }
public static void Sshr_V(AILEmitterCtx Context) public static void Sshr_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitShrImmOp(Context, ShrImmFlags.VectorSx);
}
EmitVectorShImmBinarySx(Context, () => Context.Emit(OpCodes.Shr), GetImmShr(Op)); public static void Ssra_S(AILEmitterCtx Context)
{
EmitScalarShrImmOpSx(Context, ShrImmFlags.Accumulate);
} }
public static void Ssra_V(AILEmitterCtx Context) public static void Ssra_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitVectorShrImmOpSx(Context, ShrImmFlags.Accumulate);
}
Action Emit = () => public static void Urshr_S(AILEmitterCtx Context)
{ {
Context.Emit(OpCodes.Shr); EmitScalarShrImmOpZx(Context, ShrImmFlags.Round);
Context.Emit(OpCodes.Add); }
};
EmitVectorShImmTernarySx(Context, Emit, GetImmShr(Op)); public static void Urshr_V(AILEmitterCtx Context)
{
EmitVectorShrImmOpZx(Context, ShrImmFlags.Round);
}
public static void Ursra_S(AILEmitterCtx Context)
{
EmitScalarShrImmOpZx(Context,
ShrImmFlags.Round | ShrImmFlags.Accumulate);
}
public static void Ursra_V(AILEmitterCtx Context)
{
EmitVectorShrImmOpZx(Context,
ShrImmFlags.Round | ShrImmFlags.Accumulate);
} }
public static void Ushl_V(AILEmitterCtx Context) public static void Ushl_V(AILEmitterCtx Context)
@ -173,41 +197,22 @@ namespace ChocolArm64.Instruction
public static void Ushr_S(AILEmitterCtx Context) public static void Ushr_S(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitShrImmOp(Context, ShrImmFlags.ScalarZx);
EmitScalarUnaryOpZx(Context, () =>
{
Context.EmitLdc_I4(GetImmShr(Op));
Context.Emit(OpCodes.Shr_Un);
});
} }
public static void Ushr_V(AILEmitterCtx Context) public static void Ushr_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitShrImmOp(Context, ShrImmFlags.VectorZx);
}
EmitVectorUnaryOpZx(Context, () => public static void Usra_S(AILEmitterCtx Context)
{ {
Context.EmitLdc_I4(GetImmShr(Op)); EmitScalarShrImmOpZx(Context, ShrImmFlags.Accumulate);
Context.Emit(OpCodes.Shr_Un);
});
} }
public static void Usra_V(AILEmitterCtx Context) public static void Usra_V(AILEmitterCtx Context)
{ {
AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp; EmitVectorShrImmOpZx(Context, ShrImmFlags.Accumulate);
Action Emit = () =>
{
Context.EmitLdc_I4(GetImmShr(Op));
Context.Emit(OpCodes.Shr_Un);
Context.Emit(OpCodes.Add);
};
EmitVectorOp(Context, Emit, OperFlags.RdRn, Signed: false);
} }
private static void EmitVectorShl(AILEmitterCtx Context, bool Signed) private static void EmitVectorShl(AILEmitterCtx Context, bool Signed)
@ -274,78 +279,118 @@ namespace ChocolArm64.Instruction
} }
[Flags] [Flags]
private enum ShImmFlags private enum ShrImmFlags
{ {
None = 0, Scalar = 1 << 0,
Signed = 1 << 1,
Signed = 1 << 0, Round = 1 << 2,
Ternary = 1 << 1, Accumulate = 1 << 3,
Rounded = 1 << 2,
SignedTernary = Signed | Ternary, ScalarSx = Scalar | Signed,
SignedRounded = Signed | Rounded ScalarZx = Scalar,
VectorSx = Signed,
VectorZx = 0
} }
private static void EmitVectorShImmBinarySx(AILEmitterCtx Context, Action Emit, int Imm) private static void EmitScalarShrImmOpSx(AILEmitterCtx Context, ShrImmFlags Flags)
{ {
EmitVectorShImmOp(Context, Emit, Imm, ShImmFlags.Signed); EmitShrImmOp(Context, ShrImmFlags.ScalarSx | Flags);
} }
private static void EmitVectorShImmTernarySx(AILEmitterCtx Context, Action Emit, int Imm) private static void EmitScalarShrImmOpZx(AILEmitterCtx Context, ShrImmFlags Flags)
{ {
EmitVectorShImmOp(Context, Emit, Imm, ShImmFlags.SignedTernary); EmitShrImmOp(Context, ShrImmFlags.ScalarZx | Flags);
} }
private static void EmitVectorShImmBinaryZx(AILEmitterCtx Context, Action Emit, int Imm) private static void EmitVectorShrImmOpSx(AILEmitterCtx Context, ShrImmFlags Flags)
{ {
EmitVectorShImmOp(Context, Emit, Imm, ShImmFlags.None); EmitShrImmOp(Context, ShrImmFlags.VectorSx | Flags);
} }
private static void EmitVectorRoundShImmBinarySx(AILEmitterCtx Context, Action Emit, int Imm, long Rc) private static void EmitVectorShrImmOpZx(AILEmitterCtx Context, ShrImmFlags Flags)
{ {
EmitVectorShImmOp(Context, Emit, Imm, ShImmFlags.SignedRounded, Rc); EmitShrImmOp(Context, ShrImmFlags.VectorZx | Flags);
} }
private static void EmitVectorShImmOp(AILEmitterCtx Context, Action Emit, int Imm, ShImmFlags Flags, long Rc = 0) private static void EmitShrImmOp(AILEmitterCtx Context, ShrImmFlags Flags)
{ {
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp; AOpCodeSimdShImm Op = (AOpCodeSimdShImm)Context.CurrOp;
bool Scalar = (Flags & ShrImmFlags.Scalar) != 0;
bool Signed = (Flags & ShrImmFlags.Signed) != 0;
bool Round = (Flags & ShrImmFlags.Round) != 0;
bool Accumulate = (Flags & ShrImmFlags.Accumulate) != 0;
int Shift = GetImmShr(Op);
long RoundConst = 1L << (Shift - 1);
int Bytes = Op.GetBitsCount() >> 3; int Bytes = Op.GetBitsCount() >> 3;
int Elems = Bytes >> Op.Size; int Elems = !Scalar ? Bytes >> Op.Size : 1;
bool Signed = (Flags & ShImmFlags.Signed) != 0;
bool Ternary = (Flags & ShImmFlags.Ternary) != 0;
bool Rounded = (Flags & ShImmFlags.Rounded) != 0;
for (int Index = 0; Index < Elems; Index++) for (int Index = 0; Index < Elems; Index++)
{ {
if (Ternary)
{
EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
}
EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed); EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
if (Rounded) if (Op.Size <= 2)
{ {
Context.EmitLdc_I8(Rc); if (Round)
{
Context.EmitLdc_I8(RoundConst);
Context.Emit(OpCodes.Add);
}
Context.EmitLdc_I4(Shift);
Context.Emit(Signed ? OpCodes.Shr : OpCodes.Shr_Un);
}
else
{
EmitShrImm_64(Context, Signed, Round ? RoundConst : 0L, Shift);
}
if (Accumulate)
{
EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
Context.Emit(OpCodes.Add); Context.Emit(OpCodes.Add);
} }
Context.EmitLdc_I4(Imm); EmitVectorInsertTmp(Context, Index, Op.Size);
Emit();
EmitVectorInsert(Context, Op.Rd, Index, Op.Size);
} }
if (Op.RegisterSize == ARegisterSize.SIMD64) Context.EmitLdvectmp();
Context.EmitStvec(Op.Rd);
if ((Op.RegisterSize == ARegisterSize.SIMD64) || Scalar)
{ {
EmitVectorZeroUpper(Context, Op.Rd); EmitVectorZeroUpper(Context, Op.Rd);
} }
} }
// Dst_64 = (Int(Src_64, Signed) + RoundConst) >> Shift;
private static void EmitShrImm_64(
AILEmitterCtx Context,
bool Signed,
long RoundConst,
int Shift)
{
/*if (((AOpCodeSimd)Context.CurrOp).Size < 3)
{
throw new InvalidOperationException();
}*/
Context.EmitLdc_I8(RoundConst);
Context.EmitLdc_I4(Shift);
ASoftFallback.EmitCall(Context, Signed
? nameof(ASoftFallback.SignedShrImm_64)
: nameof(ASoftFallback.UnsignedShrImm_64));
}
private static void EmitVectorShImmNarrowBinarySx(AILEmitterCtx Context, Action Emit, int Imm) private static void EmitVectorShImmNarrowBinarySx(AILEmitterCtx Context, Action Emit, int Imm)
{ {
EmitVectorShImmNarrowBinaryOp(Context, Emit, Imm, true); EmitVectorShImmNarrowBinaryOp(Context, Emit, Imm, true);
@ -414,4 +459,4 @@ namespace ChocolArm64.Instruction
Context.EmitStvec(Op.Rd); Context.EmitStvec(Op.Rd);
} }
} }
} }