mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update AInstEmitSimdArithmetic.cs

Browse source
This commit is contained in:
LDj3SNuD 2018-04-29 17:40:21 +02:00 • committed by GitHub
parent b7ab71f8fc
commit 5f61091699
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
ChocolArm64/Instruction/AInstEmitSimdArithmetic.cs
View file

@ -217,7 +217,7 @@ namespace ChocolArm64.Instruction
int Part = (!Scalar & (Op.RegisterSize == ARegisterSize.SIMD128) ? Elems : 0);
Context.Emit(OpCodes.Ldc_I4_0);
Context.EmitLdc_I8(0L);
Context.EmitSttmp();
for (int Index = 0; Index < Elems; Index++)
@ -238,7 +238,7 @@ namespace ChocolArm64.Instruction
Context.EmitLdc_I4(TMaxValue);
Context.EmitLdc_I4(0x8000000);
Context.EmitLdc_I8(0x8000000L);
Context.EmitSttmp();
Context.Emit(OpCodes.Br_S, LblGeEnd);
@ -256,7 +256,7 @@ namespace ChocolArm64.Instruction
Context.EmitLdc_I4(TMinValue);
Context.EmitLdc_I4(0x8000000);
Context.EmitLdc_I8(0x8000000L);
Context.EmitSttmp();
Context.MarkLabel(LblGeEnd);
@ -278,6 +278,7 @@ namespace ChocolArm64.Instruction
Context.EmitLdarg(ATranslatedSub.StateArgIdx);
Context.EmitCallPropGet(typeof(AThreadState), nameof(AThreadState.Fpsr));
Context.EmitLdtmp();
Context.Emit(OpCodes.Conv_I4);
Context.Emit(OpCodes.Or);
Context.EmitCallPropSet(typeof(AThreadState), nameof(AThreadState.Fpsr));
}