mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update AInstEmitSimdHelper.cs

Browse source
This commit is contained in:
LDj3SNuD 2018-07-30 06:28:21 +02:00 • committed by GitHub
commit 88434f1114
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 7 additions and 18 deletions
Download patch file Download diff file Expand all files Collapse all files

25
ChocolArm64/Instruction/AInstEmitSimdHelper.cs
View file

@ -1100,9 +1100,7 @@ namespace ChocolArm64.Instruction
} }
// TSrc (from 8bit to 64bit) == TDst (from 8bit to 64bit), signed. // TSrc (from 8bit to 64bit) == TDst (from 8bit to 64bit), signed.
public static void EmitUnarySignedSatQAbsOrNeg( public static void EmitUnarySignedSatQAbsOrNeg(AILEmitterCtx Context, int Size)
AILEmitterCtx Context,
int Size)
{ {
int ESize = 8 << Size; int ESize = 8 << Size;
@ -1128,10 +1126,7 @@ namespace ChocolArm64.Instruction
} }
// TSrcs (64bit) == TDst (64bit), signed or unsigned. // TSrcs (64bit) == TDst (64bit), signed or unsigned.
public static void EmitBinarySatQAdd( public static void EmitBinarySatQAdd(AILEmitterCtx Context, int Index, bool Signed)
AILEmitterCtx Context,
int Index,
bool Signed)
{ {
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp; AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
@ -1213,10 +1208,7 @@ namespace ChocolArm64.Instruction
} }
// TSrcs (64bit) == TDst (64bit), signed or unsigned. // TSrcs (64bit) == TDst (64bit), signed or unsigned.
public static void EmitBinarySatQSub( public static void EmitBinarySatQSub(AILEmitterCtx Context, int Index, bool Signed)
AILEmitterCtx Context,
int Index,
bool Signed)
{ {
AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp; AOpCodeSimdReg Op = (AOpCodeSimdReg)Context.CurrOp;
@ -1293,10 +1285,7 @@ namespace ChocolArm64.Instruction
} }
// TSrcs (64bit) == TDst (64bit), signed or unsigned. // TSrcs (64bit) == TDst (64bit), signed or unsigned.
public static void EmitBinarySatQAccumulate( public static void EmitBinarySatQAccumulate(AILEmitterCtx Context, int Index, bool Signed)
AILEmitterCtx Context,
int Index,
bool Signed)
{ {
AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp; AOpCodeSimd Op = (AOpCodeSimd)Context.CurrOp;
@ -1421,7 +1410,7 @@ namespace ChocolArm64.Instruction
// op2 from (ulong)long.MaxValue + 1UL to ulong.MaxValue // op2 from (ulong)long.MaxValue + 1UL to ulong.MaxValue
EmitVectorExtractZx(Context, Op.Rd, Index, 3); EmitVectorExtractZx(Context, Op.Rd, Index, 3);
Context.EmitLdc_I8(long.MaxValue); // TODO: Spostare a variabile? Context.EmitLdc_I8(long.MaxValue);
Context.Emit(OpCodes.Ble_Un_S, LblLe); Context.Emit(OpCodes.Ble_Un_S, LblLe);
EmitVectorExtractZx(Context, Op.Rn, Index, 3); EmitVectorExtractZx(Context, Op.Rn, Index, 3);
@ -1456,7 +1445,7 @@ namespace ChocolArm64.Instruction
public static void EmitUpdateFpsrQCFlag(AILEmitterCtx Context) public static void EmitUpdateFpsrQCFlag(AILEmitterCtx Context)
{ {
const int QCFlag = 27; const int QCFlagBit = 27;
Context.EmitLdarg(ATranslatedSub.StateArgIdx); Context.EmitLdarg(ATranslatedSub.StateArgIdx);
@ -1465,7 +1454,7 @@ namespace ChocolArm64.Instruction
Context.EmitLdtmp(); // Saturated == 0 || Saturated == 1 Context.EmitLdtmp(); // Saturated == 0 || Saturated == 1
Context.Emit(OpCodes.Conv_I4); Context.Emit(OpCodes.Conv_I4);
Context.EmitLsl(QCFlag); Context.EmitLsl(QCFlagBit);
Context.Emit(OpCodes.Or); Context.Emit(OpCodes.Or);