mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update InstEmitSimdArithmetic.cs

Browse source
This commit is contained in:
LDj3SNuD 2018-12-14 02:05:23 +01:00 • committed by GitHub
parent 29accf6e9e
commit a4e2deb268
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 70 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

81
ChocolArm64/Instructions/InstEmitSimdArithmetic.cs
View file

@ -321,17 +321,60 @@ namespace ChocolArm64.Instructions
int sizeF = op.Size & 1;
EmitVectorExtractF(context, op.Rn, 0, sizeF);
EmitVectorExtractF(context, op.Rn, 1, sizeF);
if (Optimizations.FastFP && Optimizations.UseSse3)
{
if (sizeF == 0)
{
Type[] typesAddH = new Type[] { typeof(Vector128<float>), typeof(Vector128<float>) };
context.Emit(OpCodes.Add);
context.EmitLdvec(op.Rn);
context.Emit(OpCodes.Dup);
EmitScalarSetF(context, op.Rd, sizeF);
context.EmitCall(typeof(Sse3).GetMethod(nameof(Sse3.HorizontalAdd), typesAddH));
context.EmitStvec(op.Rd);
EmitVectorZero32_128(context, op.Rd);
}
else /* if (sizeF == 1) */
{
Type[] typesAddH = new Type[] { typeof(Vector128<double>), typeof(Vector128<double>) };
EmitLdvecWithCastToDouble(context, op.Rn);
context.Emit(OpCodes.Dup);
context.EmitCall(typeof(Sse3).GetMethod(nameof(Sse3.HorizontalAdd), typesAddH));
EmitStvecWithCastFromDouble(context, op.Rd);
EmitVectorZeroUpper(context, op.Rd);
}
}
else
{
EmitVectorExtractF(context, op.Rn, 0, sizeF);
EmitVectorExtractF(context, op.Rn, 1, sizeF);
EmitSoftFloatCall(context, nameof(SoftFloat32.FPAdd));
EmitScalarSetF(context, op.Rd, sizeF);
}
}
public static void Faddp_V(ILEmitterCtx context)
{
EmitVectorPairwiseOpF(context, () => context.Emit(OpCodes.Add));
if (Optimizations.FastFP && Optimizations.UseSse
&& Optimizations.UseSse2)
{
EmitVectorPairwiseSseOrSse2OpF(context, nameof(Sse.Add));
}
else
{
EmitVectorPairwiseOpF(context, () =>
{
EmitSoftFloatCall(context, nameof(SoftFloat32.FPAdd));
});
}
}
public static void Fdiv_S(ILEmitterCtx context)
@ -462,10 +505,18 @@ namespace ChocolArm64.Instructions
public static void Fmaxp_V(ILEmitterCtx context)
{
EmitVectorPairwiseOpF(context, () =>
if (Optimizations.FastFP && Optimizations.UseSse
&& Optimizations.UseSse2)
{
EmitSoftFloatCall(context, nameof(SoftFloat32.FPMax));
});
EmitVectorPairwiseSseOrSse2OpF(context, nameof(Sse.Max));
}
else
{
EmitVectorPairwiseOpF(context, () =>
{
EmitSoftFloatCall(context, nameof(SoftFloat32.FPMax));
});
}
}
public static void Fmin_S(ILEmitterCtx context)
@ -518,10 +569,18 @@ namespace ChocolArm64.Instructions
public static void Fminp_V(ILEmitterCtx context)
{
EmitVectorPairwiseOpF(context, () =>
if (Optimizations.FastFP && Optimizations.UseSse
&& Optimizations.UseSse2)
{
EmitSoftFloatCall(context, nameof(SoftFloat32.FPMin));
});
EmitVectorPairwiseSseOrSse2OpF(context, nameof(Sse.Min));
}
else
{
EmitVectorPairwiseOpF(context, () =>
{
EmitSoftFloatCall(context, nameof(SoftFloat32.FPMin));
});
}
}
public static void Fmla_Se(ILEmitterCtx context)