mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update AInstEmitSimdLogical.cs

Browse source
This commit is contained in:
LDj3SNuD 2018-04-25 02:35:17 +02:00 • committed by GitHub
commit ee49a0ba4a
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 10 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

11
ChocolArm64/Instruction/AInstEmitSimdLogical.cs
View file

@ -103,6 +103,15 @@ namespace ChocolArm64.Instruction
EmitVectorUnaryOpZx(Context, () => Context.Emit(OpCodes.Not)); EmitVectorUnaryOpZx(Context, () => Context.Emit(OpCodes.Not));
} }
public static void Orn_V(AILEmitterCtx Context)
{
EmitVectorBinaryOpZx(Context, () =>
{
Context.Emit(OpCodes.Not);
Context.Emit(OpCodes.Or);
});
}
public static void Orr_V(AILEmitterCtx Context) public static void Orr_V(AILEmitterCtx Context)
{ {
EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Or)); EmitVectorBinaryOpZx(Context, () => Context.Emit(OpCodes.Or));
@ -136,4 +145,4 @@ namespace ChocolArm64.Instruction
} }
} }
} }
} }