mirror of
https://github.com/LadybirdBrowser/ladybird.git
synced 2025-05-18 09:02:53 +00:00
This expands the reach of error propagation greatly throughout the kernel. Sadly, it also exposes the fact that we're allocating (and doing other fallible things) in constructors all over the place. This patch doesn't attempt to address that of course. That's work for our future selves.
199 lines
6.6 KiB
C++
199 lines
6.6 KiB
C++
/*
|
|
* Copyright (c) 2021, Liav A. <liavalb@hotmail.co.il>
|
|
*
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
|
*/
|
|
|
|
#include <AK/Atomic.h>
|
|
#include <AK/OwnPtr.h>
|
|
#include <AK/RefPtr.h>
|
|
#include <AK/Types.h>
|
|
#include <Kernel/Memory/MemoryManager.h>
|
|
#include <Kernel/Storage/AHCIController.h>
|
|
#include <Kernel/Storage/SATADiskDevice.h>
|
|
|
|
namespace Kernel {
|
|
|
|
NonnullRefPtr<AHCIController> AHCIController::initialize(PCI::Address address)
|
|
{
|
|
return adopt_ref(*new AHCIController(address));
|
|
}
|
|
|
|
bool AHCIController::reset()
|
|
{
|
|
hba().control_regs.ghc = 1;
|
|
|
|
dbgln_if(AHCI_DEBUG, "{}: AHCI Controller reset", pci_address());
|
|
|
|
full_memory_barrier();
|
|
size_t retry = 0;
|
|
|
|
while (true) {
|
|
if (retry > 1000)
|
|
return false;
|
|
if (!(hba().control_regs.ghc & 1))
|
|
break;
|
|
IO::delay(1000);
|
|
retry++;
|
|
}
|
|
// The HBA is locked or hung if we waited more than 1 second!
|
|
return true;
|
|
}
|
|
|
|
bool AHCIController::shutdown()
|
|
{
|
|
TODO();
|
|
}
|
|
|
|
size_t AHCIController::devices_count() const
|
|
{
|
|
size_t count = 0;
|
|
for (auto& port_handler : m_handlers) {
|
|
port_handler.enumerate_ports([&](const AHCIPort& port) {
|
|
if (port.connected_device())
|
|
count++;
|
|
});
|
|
}
|
|
return count;
|
|
}
|
|
|
|
void AHCIController::start_request(const StorageDevice&, AsyncBlockDeviceRequest&)
|
|
{
|
|
VERIFY_NOT_REACHED();
|
|
}
|
|
|
|
void AHCIController::complete_current_request(AsyncDeviceRequest::RequestResult)
|
|
{
|
|
VERIFY_NOT_REACHED();
|
|
}
|
|
|
|
volatile AHCI::PortRegisters& AHCIController::port(size_t port_number) const
|
|
{
|
|
VERIFY(port_number < (size_t)AHCI::Limits::MaxPorts);
|
|
return static_cast<volatile AHCI::PortRegisters&>(hba().port_regs[port_number]);
|
|
}
|
|
|
|
volatile AHCI::HBA& AHCIController::hba() const
|
|
{
|
|
return static_cast<volatile AHCI::HBA&>(*(volatile AHCI::HBA*)(m_hba_region->vaddr().as_ptr()));
|
|
}
|
|
|
|
AHCIController::AHCIController(PCI::Address address)
|
|
: StorageController()
|
|
, PCI::Device(address)
|
|
, m_hba_region(default_hba_region())
|
|
, m_capabilities(capabilities())
|
|
{
|
|
initialize();
|
|
}
|
|
|
|
AHCI::HBADefinedCapabilities AHCIController::capabilities() const
|
|
{
|
|
u32 capabilities = hba().control_regs.cap;
|
|
u32 extended_capabilities = hba().control_regs.cap2;
|
|
|
|
dbgln_if(AHCI_DEBUG, "{}: AHCI Controller Capabilities = {:#08x}, Extended Capabilities = {:#08x}", pci_address(), capabilities, extended_capabilities);
|
|
|
|
return (AHCI::HBADefinedCapabilities) {
|
|
(capabilities & 0b11111) + 1,
|
|
((capabilities >> 8) & 0b11111) + 1,
|
|
(u8)((capabilities >> 20) & 0b1111),
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SXS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::EMS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::CCCS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::PSC)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SSC)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::PMD)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::FBSS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SPM)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SAM)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SCLO)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SAL)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SALP)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SSS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SMPS)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SSNTF)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::SNCQ)) != 0,
|
|
(capabilities & (u32)(AHCI::HBACapabilities::S64A)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::BOH)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::NVMP)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::APST)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::SDS)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::SADM)) != 0,
|
|
(extended_capabilities & (u32)(AHCI::HBACapabilitiesExtended::DESO)) != 0
|
|
};
|
|
}
|
|
|
|
NonnullOwnPtr<Memory::Region> AHCIController::default_hba_region() const
|
|
{
|
|
return MM.allocate_kernel_region(PhysicalAddress(PCI::get_BAR5(pci_address())).page_base(), Memory::page_round_up(sizeof(AHCI::HBA)), "AHCI HBA", Memory::Region::Access::ReadWrite).release_value();
|
|
}
|
|
|
|
AHCIController::~AHCIController()
|
|
{
|
|
}
|
|
|
|
void AHCIController::initialize()
|
|
{
|
|
if (!reset()) {
|
|
dmesgln("{}: AHCI controller reset failed", pci_address());
|
|
return;
|
|
}
|
|
dmesgln("{}: AHCI controller reset", pci_address());
|
|
dbgln("{}: AHCI command list entries count - {}", pci_address(), hba_capabilities().max_command_list_entries_count);
|
|
|
|
u32 version = hba().control_regs.version;
|
|
dbgln_if(AHCI_DEBUG, "{}: AHCI Controller Version = {:#08x}", pci_address(), version);
|
|
|
|
hba().control_regs.ghc = 0x80000000; // Ensure that HBA knows we are AHCI aware.
|
|
PCI::enable_interrupt_line(pci_address());
|
|
PCI::enable_bus_mastering(pci_address());
|
|
enable_global_interrupts();
|
|
m_handlers.append(AHCIPortHandler::create(*this, PCI::get_interrupt_line(pci_address()),
|
|
AHCI::MaskedBitField((volatile u32&)(hba().control_regs.pi))));
|
|
}
|
|
|
|
void AHCIController::disable_global_interrupts() const
|
|
{
|
|
hba().control_regs.ghc = hba().control_regs.ghc & 0xfffffffd;
|
|
}
|
|
void AHCIController::enable_global_interrupts() const
|
|
{
|
|
hba().control_regs.ghc = hba().control_regs.ghc | (1 << 1);
|
|
}
|
|
|
|
RefPtr<StorageDevice> AHCIController::device_by_port(u32 port_index) const
|
|
{
|
|
for (auto& port_handler : m_handlers) {
|
|
if (!port_handler.is_responsible_for_port_index(port_index))
|
|
continue;
|
|
|
|
auto port = port_handler.port_at_index(port_index);
|
|
if (!port)
|
|
return nullptr;
|
|
return port->connected_device();
|
|
}
|
|
return nullptr;
|
|
}
|
|
|
|
RefPtr<StorageDevice> AHCIController::device(u32 index) const
|
|
{
|
|
NonnullRefPtrVector<StorageDevice> connected_devices;
|
|
u32 pi = hba().control_regs.pi;
|
|
u32 bit = __builtin_ffsl(pi);
|
|
while (bit) {
|
|
dbgln_if(AHCI_DEBUG, "Checking implemented port {}, pi {:b}", bit - 1, pi);
|
|
pi &= ~(1u << (bit - 1));
|
|
auto checked_device = device_by_port(bit - 1);
|
|
bit = __builtin_ffsl(pi);
|
|
if (checked_device.is_null())
|
|
continue;
|
|
connected_devices.append(checked_device.release_nonnull());
|
|
}
|
|
dbgln_if(AHCI_DEBUG, "Connected device count: {}, Index: {}", connected_devices.size(), index);
|
|
if (index >= connected_devices.size())
|
|
return nullptr;
|
|
return connected_devices[index];
|
|
}
|
|
|
|
}
|