mirrors/rpcs3
1
0
Fork 0
mirror of https://github.com/RPCS3/rpcs3.git synced 2025-04-20 03:25:16 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 2

spu_opcode_t

Browse source
This commit is contained in:
Nekotekina 2015-03-20 20:30:13 +03:00
parent 63276a3f84
commit c8bb83b824
3 changed files with 74 additions and 11 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
rpcs3/Emu/Cell/PPUInterpreter2.h
View file

@ -9,7 +9,7 @@ union ppu_opcode_t
struct
{
u32 rc : 1; // 31
u32 : 1; // 31
u32 shh : 1; // 30
u32 : 3; // 27..29
u32 mbmeh : 1; // 26

17
rpcs3/Emu/Cell/SPUInterpreter.cpp
View file

@ -16,37 +16,36 @@ void spu_interpreter::DEFAULT(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::STOP(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
CPU.stop_and_signal(op.opcode & 0x3fff);
}
void spu_interpreter::LNOP(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
}
void spu_interpreter::SYNC(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
_mm_mfence();
}
void spu_interpreter::DSYNC(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
_mm_mfence();
}
void spu_interpreter::MFSPR(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
CPU.GPR[op.rt].clear();
}
void spu_interpreter::RDCH(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
CPU.GPR[op.rt] = u128::from32r(CPU.get_ch_value(op.ra));
}
void spu_interpreter::RCHCNT(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
CPU.GPR[op.rt] = u128::from32r(CPU.get_ch_count(op.ra));
}
void spu_interpreter::SF(SPUThread& CPU, spu_opcode_t op)
@ -191,12 +190,11 @@ void spu_interpreter::AVGB(SPUThread& CPU, spu_opcode_t op)
void spu_interpreter::MTSPR(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
}
void spu_interpreter::WRCH(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
CPU.set_ch_value(op.ra, CPU.GPR[op.rt]._u32[3]);
}
void spu_interpreter::BIZ(SPUThread& CPU, spu_opcode_t op)
@ -1019,4 +1017,3 @@ void spu_interpreter::UNK(SPUThread& CPU, spu_opcode_t op)
{
DEFAULT(CPU, op);
}

66
rpcs3/Emu/Cell/SPUInterpreter2.h
View file

@ -6,7 +6,73 @@ union spu_opcode_t
{
u32 opcode;
struct
{
u32 rt : 7; // 25..31
u32 ra : 7; // 18..24
u32 rb : 7; // 11..17
u32 rc : 7; // 4..10
};
struct
{
u32 : 14; // 18..31
u32 i7 : 7; // 11..17
};
struct
{
u32 : 14; // 18..31
u32 i8 : 8; // 10..17
};
struct
{
u32 : 14; // 18..31
u32 i10 : 10; // 8..17
};
struct
{
u32 : 7; // 25..31
u32 i16 : 16; // 9..24
};
struct
{
u32 : 7; // 25..31
u32 i18 : 18; // 7..24
};
struct
{
s32 : 14; // 18..31
s32 si7 : 7; // 11..17
};
struct
{
s32 : 14; // 18..31
s32 si8 : 8; // 10..17
};
struct
{
s32 : 14; // 18..31
s32 si10 : 10; // 8..17
};
struct
{
s32 : 7; // 25..31
s32 si16 : 16; // 9..24
};
struct
{
s32 : 7; // 25..31
s32 si18 : 18; // 7..24
};
};
using spu_inter_func_t = void(*)(SPUThread& CPU, spu_opcode_t opcode);