mirror of
https://github.com/shadps4-emu/shadPS4.git
synced 2025-04-21 20:14:45 +00:00
fix runtime info after rebase
This commit is contained in:
parent
a24945b952
commit
0f6d75b421
2 changed files with 5 additions and 2 deletions
|
@ -1003,7 +1003,7 @@ void Translator::V_FFBH_U32(const GcnInst& inst) {
|
|||
IR::U32 Translator::VMovRelSHelper(u32 src_vgprno, const IR::U32 m0) {
|
||||
// Read from VGPR0 by default when src_vgprno + m0 > num_allocated_vgprs
|
||||
IR::U32 src_val = ir.GetVectorReg<IR::U32>(IR::VectorReg::V0);
|
||||
for (u32 i = src_vgprno; i < info.num_allocated_vgprs; i++) {
|
||||
for (u32 i = src_vgprno; i < runtime_info.num_allocated_vgprs; i++) {
|
||||
const IR::U1 cond = ir.IEqual(m0, ir.Imm32(i - src_vgprno));
|
||||
src_val =
|
||||
IR::U32{ir.Select(cond, ir.GetVectorReg<IR::U32>(IR::VectorReg::V0 + i), src_val)};
|
||||
|
@ -1012,7 +1012,7 @@ IR::U32 Translator::VMovRelSHelper(u32 src_vgprno, const IR::U32 m0) {
|
|||
}
|
||||
|
||||
void Translator::VMovRelDHelper(u32 dst_vgprno, const IR::U32 src_val, const IR::U32 m0) {
|
||||
for (u32 i = dst_vgprno; i < info.num_allocated_vgprs; i++) {
|
||||
for (u32 i = dst_vgprno; i < runtime_info.num_allocated_vgprs; i++) {
|
||||
const IR::U1 cond = ir.IEqual(m0, ir.Imm32(i - dst_vgprno));
|
||||
const IR::U32 dst_val =
|
||||
IR::U32{ir.Select(cond, src_val, ir.GetVectorReg<IR::U32>(IR::VectorReg::V0 + i))};
|
||||
|
|
|
@ -76,6 +76,7 @@ Shader::RuntimeInfo PipelineCache::BuildRuntimeInfo(Shader::Stage stage) {
|
|||
case Shader::Stage::Vertex: {
|
||||
info.num_user_data = regs.vs_program.settings.num_user_regs;
|
||||
info.num_input_vgprs = regs.vs_program.settings.vgpr_comp_cnt;
|
||||
info.num_allocated_vgprs = regs.vs_program.settings.num_vgprs * 4;
|
||||
GatherVertexOutputs(info.vs_info, regs.vs_output_control);
|
||||
info.vs_info.emulate_depth_negative_one_to_one =
|
||||
!instance.IsDepthClipControlSupported() &&
|
||||
|
@ -84,6 +85,7 @@ Shader::RuntimeInfo PipelineCache::BuildRuntimeInfo(Shader::Stage stage) {
|
|||
}
|
||||
case Shader::Stage::Fragment: {
|
||||
info.num_user_data = regs.ps_program.settings.num_user_regs;
|
||||
info.num_allocated_vgprs = regs.ps_program.settings.num_vgprs * 4;
|
||||
std::ranges::transform(graphics_key.mrt_swizzles, info.fs_info.mrt_swizzles.begin(),
|
||||
[](Liverpool::ColorBuffer::SwapMode mode) {
|
||||
return static_cast<Shader::MrtSwizzle>(mode);
|
||||
|
@ -102,6 +104,7 @@ Shader::RuntimeInfo PipelineCache::BuildRuntimeInfo(Shader::Stage stage) {
|
|||
case Shader::Stage::Compute: {
|
||||
const auto& cs_pgm = regs.cs_program;
|
||||
info.num_user_data = cs_pgm.settings.num_user_regs;
|
||||
info.num_allocated_vgprs = regs.cs_program.settings.num_vgprs * 4;
|
||||
info.cs_info.workgroup_size = {cs_pgm.num_thread_x.full, cs_pgm.num_thread_y.full,
|
||||
cs_pgm.num_thread_z.full};
|
||||
info.cs_info.tgid_enable = {cs_pgm.IsTgidEnabled(0), cs_pgm.IsTgidEnabled(1),
|
||||
|
|
Loading…
Add table
Reference in a new issue