mirrors/shadPS4
1
0
Fork 0
mirror of https://github.com/shadps4-emu/shadPS4.git synced 2025-04-21 03:54:45 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions 3

Update translate.cpp

Browse source
This commit is contained in:
DanielSvoboda 2024-07-28 22:12:46 -03:00 • committed by GitHub
parent 0a71335439
commit 66ac528ae4
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
1 changed files with 32 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

33
src/shader_recompiler/frontend/translate/translate.cpp
View file

@ -138,7 +138,11 @@ IR::U32F32 Translator::GetSrc(const InstOperand& operand, bool force_flt) {
value = ir.Imm32(-0.5f);
break;
case OperandField::ConstFloatNeg_1_0:
value = ir.Imm32(-1.0f);
if (force_flt) {
value = ir.Imm32(-1.0f);
} else {
value = ir.Imm32(-1);
}
break;
case OperandField::ConstFloatNeg_2_0:
value = ir.Imm32(-2.0f);
@ -475,6 +479,12 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::S_MUL_I32:
translator.S_MUL_I32(inst);
break;
case Opcode::S_MIN_U32:
translator.S_MIN_U32(inst);
break;
case Opcode::S_MAX_U32:
translator.S_MAX_U32(inst);
break;
case Opcode::V_MAD_F32:
translator.V_MAD_F32(inst);
break;
@ -700,6 +710,9 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::V_CMP_LT_F32:
translator.V_CMP_F32(ConditionOp::LT, false, inst);
break;
case Opcode::V_CMP_U_F32:
translator.V_CMP_F32(ConditionOp::U, false, inst);
break;
case Opcode::V_CMP_EQ_F32:
translator.V_CMP_F32(ConditionOp::EQ, false, inst);
break;
@ -745,6 +758,9 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::S_CMP_GT_I32:
translator.S_CMP(ConditionOp::GT, true, inst);
break;
case Opcode::S_CMP_GT_U32:
translator.S_CMP(ConditionOp::GT, false, inst);
break;
case Opcode::S_CMP_GE_I32:
translator.S_CMP(ConditionOp::GE, true, inst);
break;
@ -855,6 +871,9 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::V_MIN3_F32:
translator.V_MIN3_F32(inst);
break;
case Opcode::V_MIN3_I32:
translator.V_MIN3_I32(inst);
break;
case Opcode::V_MIN_LEGACY_F32:
translator.V_MIN_F32(inst, true);
break;
@ -1136,6 +1155,9 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::DS_READ2_B32:
translator.DS_READ(32, false, true, inst);
break;
case Opcode::DS_READ2_B64:
translator.DS_READ(64, false, false, inst);
break;
case Opcode::DS_READ_B64:
translator.DS_READ(64, false, false, inst);
break;
@ -1160,6 +1182,12 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::S_GETPC_B64:
translator.S_GETPC_B64(block_base, inst);
break;
case Opcode::V_MBCNT_LO_U32_B32:
translator.V_MBCNT_U32_B32(true, inst);
break;
case Opcode::V_MBCNT_HI_U32_B32:
translator.V_MBCNT_U32_B32(false, inst);
break;
case Opcode::S_NOP:
case Opcode::S_CBRANCH_EXECZ:
case Opcode::S_CBRANCH_SCC0:
@ -1170,6 +1198,9 @@ void Translate(IR::Block* block, u32 block_base, std::span<const GcnInst> inst_l
case Opcode::S_WQM_B64:
case Opcode::V_INTERP_P1_F32:
case Opcode::S_ENDPGM:
case Opcode::BUFFER_ATOMIC_ADD:
case Opcode::BUFFER_ATOMIC_UMIN:
case Opcode::BUFFER_ATOMIC_UMAX:
break;
default:
const u32 opcode = u32(inst.opcode);