mirror of
https://github.com/shadps4-emu/shadPS4.git
synced 2025-04-21 20:14:45 +00:00
fix formatting
This commit is contained in:
parent
0703367f99
commit
fb85616865
2 changed files with 2 additions and 9 deletions
|
@ -392,8 +392,7 @@ s32 PS4_SYSV_ABI sceGnmAddEqEvent(SceKernelEqueue eq, u64 id, void* udata) {
|
|||
ASSERT_MSG(irq == interruptId, "An unexpected IRQ occurred");
|
||||
eq->TriggerEvent(eventId, SceKernelEvent::Filter::GraphicsCore, nullptr);
|
||||
},
|
||||
eq
|
||||
);
|
||||
eq);
|
||||
|
||||
return ORBIS_OK;
|
||||
}
|
||||
|
|
|
@ -357,13 +357,7 @@ void Translator::V_CVT_PKNORM_U16_F32(const GcnInst& inst) {
|
|||
const IR::U32 src0 = Convert_F32_to_U16_Normalized(GetSrc<IR::F32>(inst.src[0]));
|
||||
const IR::U32 src1 = Convert_F32_to_U16_Normalized(GetSrc<IR::F32>(inst.src[1]));
|
||||
|
||||
ir.SetVectorReg(
|
||||
dst_reg,
|
||||
ir.BitwiseOr(
|
||||
src0,
|
||||
ir.ShiftLeftLogical(src1, ir.Imm32(16))
|
||||
)
|
||||
);
|
||||
ir.SetVectorReg(dst_reg, ir.BitwiseOr(src0, ir.ShiftLeftLogical(src1, ir.Imm32(16))));
|
||||
}
|
||||
|
||||
void Translator::V_CVT_F32_F16(const GcnInst& inst) {
|
||||
|
|
Loading…
Add table
Reference in a new issue