mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Opt. (retest).

Browse source
This commit is contained in:
LDj3SNuD 2018-08-04 19:10:01 +02:00 • committed by GitHub
parent 1e952e641e
commit d78acb3aac
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 10 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
ChocolArm64/Instruction/AInstEmitSimdHelper.cs
View file

@ -891,9 +891,9 @@ namespace ChocolArm64.Instruction
EmitVectorZeroLowerTmp(Context);
}
for (int Index = 0; Index < Elems; Index++)
if (Add || Sub)
{
if (Add || Sub)
for (int Index = 0; Index < Elems; Index++)
{
EmitVectorExtract(Context, Op.Rn, Index, Op.Size, Signed);
EmitVectorExtract(Context, ((AOpCodeSimdReg)Op).Rm, Index, Op.Size, Signed);
@ -915,9 +915,13 @@ namespace ChocolArm64.Instruction
EmitBinarySatQSub(Context, Signed);
}
}
}
if (Accumulate)
EmitVectorInsertTmp(Context, Index, Op.Size);
}
}
else if (Accumulate)
{
for (int Index = 0; Index < Elems; Index++)
{
EmitVectorExtract(Context, Op.Rn, Index, Op.Size, !Signed);
EmitVectorExtract(Context, Op.Rd, Index, Op.Size, Signed);
@ -932,9 +936,9 @@ namespace ChocolArm64.Instruction
{
EmitBinarySatQAccumulate(Context, Signed);
}
}
EmitVectorInsertTmp(Context, Index, Op.Size);
EmitVectorInsertTmp(Context, Index, Op.Size);
}
}
Context.EmitLdvectmp();