mirror of
https://github.com/RPCS3/rpcs3.git
synced 2025-04-21 03:55:32 +00:00
SPR are not used
This commit is contained in:
parent
55ee7065be
commit
8a785fefc2
2 changed files with 1 additions and 20 deletions
|
@ -93,7 +93,7 @@ private:
|
|||
}
|
||||
void MFSPR(u32 rt, u32 sa)
|
||||
{
|
||||
DisAsm("mfspr", spu_reg_name[rt], spu_reg_name[sa]); // Are SPR mapped on the GPR or are there 128 additional registers ? Yes, there are also 128 SPR making 256 registers total
|
||||
DisAsm("mfspr", spu_reg_name[rt], spu_reg_name[sa]);
|
||||
}
|
||||
void RDCH(u32 rt, u32 ra)
|
||||
{
|
||||
|
|
|
@ -271,25 +271,6 @@ union SPU_GPR_hdr
|
|||
}
|
||||
};
|
||||
|
||||
union SPU_SPR_hdr
|
||||
{
|
||||
u32 _u32[4];
|
||||
u128 _u128;
|
||||
s128 _i128;
|
||||
|
||||
SPU_SPR_hdr() {}
|
||||
|
||||
std::string ToString() const
|
||||
{
|
||||
return fmt::Format("%08x%08x%08x%08x", _u32[3], _u32[2], _u32[1], _u32[0]);
|
||||
}
|
||||
|
||||
void Reset()
|
||||
{
|
||||
memset(this, 0, sizeof(*this));
|
||||
}
|
||||
};
|
||||
|
||||
union SPU_SNRConfig_hdr
|
||||
{
|
||||
u64 value;
|
||||
|
|
Loading…
Add table
Reference in a new issue