mirrors/Ryujinx
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Update CpuTestSimdReg.cs

Browse source
This commit is contained in:
LDj3SNuD 2018-10-05 00:33:06 +02:00 • committed by GitHub
commit dd778df1ed
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

8
Ryujinx.Tests/Cpu/CpuTestSimdReg.cs
View file

@ -1151,7 +1151,7 @@ namespace Ryujinx.Tests.Cpu
AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr); AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
CompareAgainstUnicorn(FPSR.IOC | FPSR.DZC); CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
} }
[Test, Pairwise] [Test, Pairwise]
@ -1168,7 +1168,7 @@ namespace Ryujinx.Tests.Cpu
AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr); AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
CompareAgainstUnicorn(FPSR.IOC | FPSR.DZC); CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
} }
[Test, Pairwise] [Test, Pairwise]
@ -1192,7 +1192,7 @@ namespace Ryujinx.Tests.Cpu
AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr); AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
CompareAgainstUnicorn(FPSR.IOC | FPSR.DZC); CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
} }
[Test, Pairwise] [Test, Pairwise]
@ -1214,7 +1214,7 @@ namespace Ryujinx.Tests.Cpu
AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr); AThreadState ThreadState = SingleOpcode(Opcodes, V0: V0, V1: V1, V2: V2, Fpcr: Fpcr);
CompareAgainstUnicorn(FPSR.IOC | FPSR.DZC); CompareAgainstUnicorn(FpsrMask: FPSR.IOC | FPSR.DZC);
} }
[Test, Pairwise] // Fused. [Test, Pairwise] // Fused.